Show simple item record

dc.contributorPratibha Varma-Nelson Program Manageren_US
dc.contributor.authorRamalingam Sridhar Principal Investigatoren_US
dc.datestart 08/01/1994en_US
dc.dateexpiration 07/31/1998en_US
dc.date.accessioned2014-04-02T18:20:15Z
dc.date.available2014-04-02T18:20:15Z
dc.date.issued2014-04-02
dc.identifier9409762en_US
dc.identifier.urihttp://hdl.handle.net/10477/22929
dc.descriptionGrant Amount: $ 97370en_US
dc.description.abstractWave pipelining eliminates the intermediate register stages in a pipelined system by using the internal capacitance of the combinational logic for temporary storage. to obtain a high operating speed, equal path delays must be ensured between all the input and the output nodes of a given functional block. This requires symmetric rise and fall times, and delay independence on the input patterns for each component within the functional unit. This project proposes a method that uses a modified complementary Pass-transistor Logic (CPL) circuits as the basic cells to implement a high performance CMOS wave-pipelined system. Preliminary research and design results show that the family of basic cells, called Wave-pipelined Transmission-Gate Logic (WTGI), using standard CMOS technology, can be designed to have equal rise/fall times and reduced gate delay variations as compared to other approaches. The project addresses the design of a WTGL cell library for computational and signal processing applications. Further, logic synthesis and the delay tuning algorithms will be developed with an emphasis towards an application i signal processing. CAD tools that can effectively use the WRGL technique will be developed.en_US
dc.titleRIA: High-Performance VLSI Systems Using CMOS Wave- Pipelined Transmission Gate Logicen_US
dc.typeNSF Granten_US


Files in this item

Thumbnail
Thumbnail

This item appears in the following Collection(s)

Show simple item record